, where I OFF is defined as the current at zero gate voltage as is customary for determining power consumption in complementary logic circuits. The system presented here concurrently optimizes multiple low-power electronics figures of merit while providing a transfer-free method of integrating monolayer MoS 2 with ultrathin high-j dielectrics, thus enabling a scalable pathway for enhancement-mode FETs for low-power applications. Published by AIP Publishing. Recently, two-dimensional (2D) semiconducting materials have attracted significant interest for high-performance electronic applications. 1, 2 Among the 2D transition metal dichalcogenides (TMDs), MoS 2 3,4 has been specifically identified as a promising candidate for low-power devices. [5] [6] [7] [8] MoS 2 field-effect transistors (FETs) exhibit high room-temperature field-effect mobilities (30-480 cm 2 /Vs), [9] [10] [11] [12] [13] high current on/ off ratios (10 8 - 10 9 ), 14, 15 and low sub-threshold swings (SS) ($70 mV/decade). 8 Moreover, the realization of large-area synthesis of monolayer MoS 2 via chemical vapor deposition (CVD) [16] [17] [18] and metal-organic CVD (MOCVD) 13 provides a pathway to wafer-scale TMD-based circuitry.
The synthesis and processing of new materials for lowpower electronics is guided by key transistor figures of merit such as threshold voltage V TH , sub-threshold swing SS, and current I ON /I OFF ratio. 1, 6, 19 For modern complementary metal-oxide-semiconductor (CMOS) digital electronics, low power consumption is enabled by enhancement-mode devices that have minimal off-current at zero gate bias (i.e., I OFF is defined as the current at gate voltage V G ¼ 0 V). 1, 20 The CMOS I ON /I OFF ratio is a relevant low-power electronics metric that evaluates device performance while taking into account the standby power consumption. The optimization of CMOS performance metrics is achieved by integrating appropriately doped semiconducting materials with high-j ultrathin dielectrics. However, this integration remains a challenge for low-dimensional semiconducting TMDs. Thus far, most MoS 2 FETs have been integrated with ultrathin high-j materials as a top-gate dielectric, [21] [22] [23] [24] 8 However, micromechanical exfoliation of MoS 2 is not suited for large-area processing.
Overall, current methods of depositing high-j materials as a top-gate dielectric on MoS 2 or transferring CVD MoS 2 onto dielectric substrates suffer from several limitations including lack of control over MoS 2 doping, loss of MoS 2 structural integrity, and contamination from transfer residues. For example, the growth of high-j dielectrics on top of MoS 2 strongly increases electron doping and induces large negative shifts in V TH , which significantly increase CMOS power consumption. 22, 26, 27 Meanwhile, transfer processes lead to not only structural defects and wrinkles in MoS 2 but also uncontrolled doping from processing residues. 9, 28, 29 Thus, while the integration of MoS 2 with high-j dielectrics has been undertaken in previous work, 30 ,31 a scalable transfer-free pathway a)
Author to whom correspondence should be addressed. Electronic mail: m-hersam@northwestern.edu for doping-controlled enhancement-mode devices remains challenging for CVD-grown MoS 2 /high-j dielectric heterostructures. In this letter, we overcome these issues and report the direct CVD growth of monolayer MoS 2 on 20 nm thick ALD-derived Al 2 O 3 . The resulting MoS 2 /Al 2 O 3 heterostructures are characterized with a suite of microscopy and spectroscopy techniques including scanning electron microscopy (SEM), atomic force microscopy (AFM), X-ray photoelectron spectroscopy (XPS), photoluminescence (PL) spectroscopy, and Raman spectroscopy. Furthermore, the integrity of the dielectric following CVD growth is verified with X-ray reflectivity (XRR) and capacitance-voltage (C-V) measurements. The high-quality interface between the MoS 2 and Al 2 O 3 results in FETs with a CMOS I ON /I OFF ratio up to 10 4 , sub-threshold swing as low as 220 mV/decade, and enhancement-mode threshold voltage of $2 V. This overall set of device metrics for transfer-free FETs represents a significant improvement over the literature precedent with direct implications for low-power electronics.
The CVD growth of monolayer MoS 2 on ALD Al 2 O 3 was achieved by adapting a procedure previously used for CVD growth on SiO 2 /Si substrates. 32 Specifically, 20 nm of À1 between these modes is consistent with monolayer CVD MoS 2 .
17,34 The roomtemperature PL spectrum of the MoS 2 ( Figure 1 (e)) exhibits a pronounced peak at $669 nm and a minor peak at $620 nm corresponding to the excitonic A and B direct-gap optical transitions in monolayer MoS 2 , respectively. 33, 35, 36 Lastly, the chemical composition of the MoS 2 is probed using XPS. The molybdenum core level spectrum is presented in Figure 1 (f). The position of the Mo 3d 5/2 peak at $230 eV is consistent with the Mo 4þ formal oxidation state of MoS 2 , whereas the minor doublet at higher binding energy corresponds to MoO x . 37, 38 The relatively weak intensity of the MoO x peaks suggests minor MoO x content, as observed in other MoS 2 CVD studies. 32, 39, 40 More characterization details are provided in the supplementary material.
The effects of the MoS 2 growth conditions on the electronic quality of the 20 nm Al 2 O 3 dielectric were investigated via metal-insulator-semiconductor (MIS) capacitance-voltage (C-V) measurements on an Al 2 O 3 /Si substrate annealed in a temperature cycle identical to that of the MoS 2 growth process ( Figure S1(a) of the supplementary material) . For these measurements, 200 lm Â 200 lm metal contact pads (5 nm Ti/ 75 nm Au) were patterned over a $1 cm 2 area of the annealed Al 2 O 3 /Si substrates via shadow masking. In Figure 2 (a), a histogram of the capacitance values at V ¼ 4 V (i.e., accumulation regime for the grounded n-type Si substrate) for 121 devices shows a narrow distribution with an average value of 328 nF/cm 2 . The corresponding effective dielectric constant (j eff ) is calculated to be 8.45 (effective silicon oxide thickness $10.5 nm), which is comparable to as-deposited ALD Al 2 O 3 .
41 j eff was calculated using the Al 2 O 3 thickness measured by XRR (21 nm) (see supplementary material) and a 1.8 nm thick native silicon oxide. 42 Capacitance measurements on an unannealed control substrate of Al 2 O 3 /Si ( Figure S3 of the supplementary material) showed an average capacitance of 332 nF/cm 2 , indicating that the thermal cycling did not significantly affect the dielectric quality (<2% reduction in capacitance). The maximum leakage current density between V ¼ À4 and 4 V was less than 10 À6 A/ cm 2 for >55% of the MIS capacitors on the annealed substrate ( Figure S4 of the supplementary material) .
The integrity of the Al 2 O 3 and Al 2 O 3 /Si interface was further characterized using XRR (see supplementary material). Previously, XRR has been employed to probe the robustness and thickness of heterogeneous ultrathin dielectric stacks following chemical treatments.
42,43
The depth-dependent 2017) electron density profile was extracted by fitting the XRR data with the parameters in Table S1 (supplementary material). To investigate electronic transport properties, field-effect transistors (FETs) were fabricated on CVD MoS 2 grown on 20 nm ALD Al 2 O 3 , with the Al 2 O 3 serving as the back-gate dielectric (schematic shown in Figure 3(a) ). Both two-probe FETs and four-probe van der Pauw devices were studied to determine the effect of contacts on the transport characteristics. The devices were patterned with electron-beam lithography, contact metallization (2.5 nm Ti/ 100 nm Au), and liftoff processes outlined previously. 39 All devices were measured at 25 C and <5 Â 10 À5 Torr. The output characteristics of a typical two-probe MoS 2 -FET (Figure 3(b) ) are linear in the low bias range, which is consistent with previous studies of MoS 2 contacted with Ti/Au.
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14, 46 The transfer characteristics of the same device exhibit a CMOS I ON /I OFF ratio >10 4 , sub-threshold swing $ 220 mV/decade, and V TH ¼ 2.1 V (Figure 3(c) ). The threshold voltage is defined here as the V G axis intercept of the extrapolation of the linear region of the transfer curve. The transfer curve of a four-probe device is shown in Figure 3(d) . The linear field-effect mobility from the devices was calculated according to the following equation:
where V G and G D are the gate voltage and channel conductance, respectively. L and W are the channel length and width, respectively, where the dimensions are defined by the area enclosed by the inner electrodes 2 and 3 for the four-probe devices (inset of Figure (3(d) ). C ox is the area-normalized capacitance of the gate-dielectric (328 nF/cm 2 ). Measurements on two-probe and four-probe devices revealed comparable field-effect mobilities, indicating that the contact resistance does not dominate the overall transistor characteristics. The field-effect mobility of all six measured devices is found to vary from 0.4 to 4.1 cm 2 /Vs (extracted at V D 1 V), in agreement with previous reports for CVD MoS 2 mobility. 39, 47, 48 The devices also show low hysteresis in comparison to other reports on 2D MoS 2 39,49-51 (see Figure 3(c) ) where the sweep direction dependent shift in V TH is $10 mV.
We now consider the specific transistor metrics relevant to low-power digital electronics applications. Figure 4 shows the simultaneous improvement in the CMOS I ON /I OFF ratio, subthreshold swing, and V TH of the FETs in this work in comparison with the previous literature for directly grown CVD MoS 2 FETs. 13 literature, the metrics were extracted from published data using a figure digitizer. The majority of the recent reports of transferfree CVD MoS 2 FETs were included in this analysis, excluding electrochemically gated devices. In particular, we highlight the CMOS I ON /I OFF ratio, where I ON is the device current at the maximum positive gate voltage reported and I OFF is the device current at V G ¼ 0 V. For our devices, the maximum positive gate voltage ranges from 3 V to 4 V (n ¼ 6.2-8.2 Â 10 12 cm
À2
), and the resulting CMOS I ON /I OFF ratio ranges from 10 2 to 10 4 , which is a significant improvement over previous work on CVD MoS 2 . Furthermore, the low sub-threshold swing of our devices from 220 to 530 mV/decade and the low V TH from 1.3 to 2.7 V also compare favorably with the literature on CVD MoS 2 FETs.
We attribute the favorable low-power performance of the present devices to the direct growth of the MoS 2 on ALD Al 2 O 3 . The pristine interface between the two materials minimizes the doping variability of transfer methods while maintaining the low-power advantages of ultrathin high-j dielectrics. The as-grown doping of monolayer MoS 2 on Al 2 O 3 results in enhancement-mode FETs with low-operating voltages. As shown in Figure 4(b) , the ALD growth of ultrathin metal oxides on CVD MoS 2 has been reported to achieve low operating voltages in top-gated FET geometries. However, this approach increases n-type MoS 2 doping, often resulting in depletion-mode transistors (V TH < 0 V) unsuitable for lowpower CMOS applications. Thus, optimization of power consumption metrics (i.e., CMOS I ON /I OFF ratio, threshold voltage, and sub-threshold swing) in this work is highly relevant to logic applications for circuits based on 2D semiconductors.
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